fitterturner
Today · JEV2611ECAD4E84C4View & apply
Smart Soc Solutions Verified employer
Actively hiring · Posted today · JEV26113CCB5469CF
Physical Design - JD
Experience: 2-20 yrs1.Strong background of ASIC Physical Design: Floor planning, P&R, Extraction, IR Drop Analysis, Static Timing and Signal Integrity. 2.Hands-on experience on technology nodes like 7nm, 14nm, 10nm.3.Good knowledge of EDA tools from Synopsys , Cadence and Mentor 4.Hands-on experience in floor planning, placement optimizations, CTS and routing. 5.Hands-on experience in cadence or Synopsys tool (Encounter, ICC, PT/PTSI, TEMPUS, DC, RC, VOLTAS)